


8/13/2001



U.S. Department of Commerce Patent and Trademark Office			<i>Complete if Known</i>	
AUG 13 2001 LIST OF REFERENCES CITED BY APPLICANT <small>(or attach as many sheets as necessary)</small>			Application Number: 09/873,110 Filing Date: June 1, 2001 First Named Inventor: Eiji OKI Group Art Unit: Not yet assigned Examiner Name: Not yet assigned	
Sheet	1	of	1	Attorney Docket No.: Poly-21/APP

OTHER REFERENCES - NON-PATENT LITERATURE DOCUMENTS				
Examiner Initials*	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume, issue number(s), publisher, country, where published, source.		T
9Nm	AA.	J. Turner and N. Yamanaka, "Architectural Choices in Large Scale ATM Switches", <u>IEICE Trans. Commun.</u> , Vol. E81-B, No. 2, pp. 120-137 (Feb. 1998).		
	AB.	H. J. Chao and J-S Park, "Centralized Contention Resolution Schemes for a Large-Capacity Optical ATM Switch", <u>Proc. IEEE ATM Workshop '97</u> , pp. 11-16 (Fairfax, VA, May 1998).		
	AC.	A. Smiljanic, R. Fan and G. Ramamurthy, "RRGS-Round-Robin Greedy Scheduling for Electronic/Optical Terabit Switches", <u>Global Telecommunications Conference – Globecom '99</u> , pp. 1244-1250 (May 1999).		
	AD.	G. Nong, J. K. Muppala and M. Hamdi, "Analysis of Nonblocking ATM Switches with Multiple Input Queues", <u>IEEE/ACM Transactions on Networking</u> , Vol. 7, No. 1, pp. 60-74 (Feb. 1999).		
	AE.	N. McKeown, "The iSLIP Scheduling Algorithm for Input-Queued Switches", <u>IEEE/ACM Transactions on Networking</u> , Vol. 7, No. 2, pp. 188-201 (April 1999).		
	AF.	N. McKeown, A. Mekkittikul, V. Anantharam, and J. Walrand, "Achieving 100% Throughput in an Input-Queued Switch", <u>IEEE Trans. on Communications</u> , Vol. 47, No. 8, pp. 1260-1267 (Aug. 1999).		
	AG.	E. Oki, N. Yamanaka, Y. Ohtomo, K. Okazaki and R. Kawano, "A 10-Gb/s (1.25 Gb/s x 8) 4 x 2 0.25-μm CMOS/SIMOX ATM Switch Based on Scalable Distributed Arbitration", <u>IEEE J. of Solid-State Circuits</u> , Vol. 34, No. 12, pp. 1921-1934 (Dec. 1999).		
	AH.	N. Yamanaka, E. Oki, S. Yasukawa, R. Kawano and K. Okazaki, "OPTIMA: Scalable, Multi-Stage, 640-Gbit/s ATM Switching System Based on Advanced Electronic and Optical WDM Technologies", <u>IEICE Trans. Commun.</u> , Vol. E83-B, No. 7, pp. 1488-1496 (July 2000).		
	AI.	J. Chao, "Saturn: A Terabit Packet Switch Using Dual Round-Robin", <u>IEEE Communications Magazine</u> , pp. 78-84 (Dec. 2000).		
	AJ.	G. Nong and M. Hamdi, "On the Provision of Quality-of-Service Guarantees for Input Queued Switches", <u>IEEE Commun. Mag.</u> , pp. 62-69 (Dec. 2000).		
	AK.	A. Smiljanic, "Flexible Bandwidth Allocation in Terabit Packet Switches", pp. 233-239.		

Examiner Signature	<i>Jm N Me</i>	Date Considered	10/17/04
--------------------	----------------	-----------------	----------

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Unique citation designation number. ² Applicant is to place a check mark here if English language translation is attached.